Filter
Top Products
Section 37 Electrical Characteristics
R01UH0134EJ0400 Rev. 4.00 Page 1993 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
Notes: 1. An address pin to be connected to pin A10 of SDRAM.
2. The waveform for DACKn and TENDn is when active low is specified.
Tr wTr Tc1 Tcw Td1 Tde Tap
t
AD1
t
AD1
t
CSD1
t
AD1
t
RWD1
t
RWD1
t
CSD1
t
AD1
t
AD1
t
AD1
t
RDH2
t
RDS2
CKIO
A25 to A0
CSn
RD/WR
A12/A11
*
1
D15 to D0
t
RASD1
t
RASD1
RAS
Row address
READA command
Column address
t
CASD1
t
CASD1
CAS
t
BSD
t
BSD
(High)
BS
CKE
t
DQMD1
t
DQMD1
DQMxx
t
DACD
t
DACD
DACKn
TENDn*
2
Figure 37.18 Synchronous DRAM Single Read Bus Cycle
(Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 1 Cycle)