Section 27 Video Display Controller 3
R01UH0134EJ0400 Rev. 4.00 Page 1573 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
MSB LSB32 bits
16 bits
RGB1 RGB0
R4
15
R3 R2 R1 R0
0
G5 G4 G3 G2 G1 G0 B4 B3 B2 B1 B0
I bus
Little Endian
MSB LSB32 bits
16 bits
RGB0 RGB1
R4
15
R3 R2 R1 R0
0
31 0
31 0
G5 G4 G3 G2 G1 G0 B4 B3 B2 B1 B0
I bus
Note: The image is displayed in the order of pixels (RGB0 -> RGB1) from left to right.
Big Endian
Figure 27.15 Description of Endian