Filter
Top Products
SAL
SHL
SHIFT
ARITHMETIC
LEFT
SAL
SHIFT
LOGICAL
LEFT
SH
L
Encoding:
1110100vw
Imod100r/ml
ifv=OthenCOUNT=1
else COUNT = (CL)
SAL/SHL Operands Clocks*
register, 1 2
register,
CL
8+
4/bit
memory, 1
15(23)
+
EA
memory,
CL
20(28)
+
EA
+
41
bit
Transfers Bytes
SALlSHLCoding Example
-
2
SAL
AH,
1
-
2
SHL
01,
CL
2
2-4
SHL
[8X].OVERDRAW, 1
2
2-4
SAL
STORE_COUNT,
CL
*b(w):
where
b
denotes
the
number
of
clock
cycles
for
byte
operands
and
w
denotes
the
number
of
clock
cycles
for
word operands.
2-144