Renesas R5S72646 Doll User Manual


  Open as PDF
of 2152
 
Section 32 General Purpose I/O Ports
Page 1766 of 2108 R01UH0134EJ0400 Rev. 4.00
Sep 24, 2014
SH7262 Group, SH7264 Group
32.2.35 Port K I/O Register 0 (PKIOR0: Available Only in the SH7264 Group)
PKIOR0 is a 16-bit readable/writable register that is used to set the pins on port K as inputs or
outputs. The PK11IOR to PK0IOR bits correspond to the PK11 to PK0 pins respectively. The
setting of PKIOR0 is valid for the pins for which general I/O function is selected and has no effect
on the pins for which other function is selected. If a bit in PKIOR0 is set to 1, the corresponding
pin on port K functions as an output pin. If it is cleared to 0, the corresponding pin functions as an
input pin.
Bits 15 to 12 in PKIOR0 are reserved. These bits are always read as 0. The write value should
always be 0.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
00000000 00000000
RRRRR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/W
---
PK11
IOR
PK10
IOR
PK9
IOR
PK8
IOR
PK7
IOR
PK6
IOR
PK5
IOR
PK4
IOR
PK3
IOR
PK2
IOR
PK1
IOR
PK0
IOR
-
Bit:
Initial value:
R/W:
32.2.36 Port K Data Register 0 (PKDR0: Available Only in the SH7264 Group)
PKDR0 is a 16-bit readable/writable register that stores port K data. The PK11DR to PK0DR bits
correspond to the PK11 to PK0 pins, respectively.
When a pin function is general output, if a value is written to PKDR0, that value is output from the
pin, and if PKDR0 is read, the register value is returned directly regardless of the pin state.
When a pin function is general input, if PKDR0 is read, the pin state, not the register value, is
returned directly. If a value is written to PKDR0, although that value is written into PKDR0, it
does not affect the pin state. Table 32.21 summarizes /PKDR0 read/write operation.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
00000000 00000000
RRRRR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/W
---
PK11
DR
PK10
DR
PK9
DR
PK8
DR
PK7
DR
PK6
DR
PK5
DR
PK4
DR
PK3
DR
PK2
DR
PK1
DR
PK0
DR
-
Bit:
Initial value:
R/W: