Renesas R5S72645 Doll User Manual


  Open as PDF
of 2152
 
Section 20 Controller Area Network
Page 1048 of 2108 R01UH0134EJ0400 Rev. 4.00
Sep 24, 2014
SH7262 Group, SH7264 Group
Bits 15 to 6: Reserved. The written value should always be '0' and the returned value is '0'.
Bit 5 to 0 — Cycle Counter Register (CCR): Indicates the number of the current Base Cycle of
the matrix cycle for Timer Triggered transmission.
(6) Timer Counter Register (TCNTR)
This is a 16-bit read/write register that allows the CPU to monitor and modify the value of the
Free Running Timer Counter. When the Timer meets TCMR0 (Timer Compare Match Register 0)
+ TTCR0 [6] is set to '1', the TCNTR is cleared to H'0000 and starts running again. In Time-
Trigger mode, this timer can be used as Local Time and TTCR0[6] has to be cleared to work as a
free running timer.
Notes: 1. It is possible to write into this register only when it is enabled by the bit 15 in TTCR0.
If TTCR0 bit15 = 0, TCNTR is always H'0000.
2. There could be a delay of a few clock cycles between the enabling of the timer and the
moment where TCNTR starts incrementing. This is caused by the internal logic used
for the pre-scaler.
TCNTR (Address = H'08C)
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0Bit:
Initial value:
R/W:
0000000000000000
R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W* R/W*
TCNTR[15:0]
Note: * The register can be written only when enabled in TTCR0[15]. Write operation is not
allowed in Time Trigger mode (i.e. CMAX is not 3'b111).
Bit 15 to 0 — Indicate the value of the Free Running Timer.
(7) Cycle Time register (CYCTR)
This register is a 16-bit read-only register. This register shows Cycle Time = Local Time
(TCNTR) - Reference_Mark (RFMK). In ET mode this register is the exact copy of TCNTR as
RFMK is always fixed to zero.
CYCTR (Address = H'090)
1514131211109876543210Bit:
Initial value:
R/W:
0
000000000000000
RRRRRRRRRRRRRRRR
CYCTR[15:0]