Renesas SH7262 R5S72620 Doll User Manual


  Open as PDF
of 2152
 
Section 20 Controller Area Network
Page 1046 of 2108 R01UH0134EJ0400 Rev. 4.00
Sep 24, 2014
SH7262 Group, SH7264 Group
Bit 3 — Timer Compare Match Flag 2 (TSR3): Indicates that a Compare-Match condition
occurred to the Timer Compare Match Register 2 (TCMR2). When the value set in the TCMR2
matches to Cycle Time Register (TCMR2 = CYCTR), this bit is set if TTCR0 bit12 = 1. Please
note that this bit is read-only and is cleared when IRR11 (Timer Compare Match Interrupt 2) is
cleared.
Bit3: TSR3 Description
0 Timer Compare Match has not occurred to the TCMR2 (Initial value)
[Clearing condition] Writing '1' to IRR11 (Timer Compare Match Interrupt 1)
1 Timer Compare Match has occurred to the TCMR2
[Setting condition]
TCMR2 matches to Cycle Time (TCMR2 = CYCTR), if TTCR0 bit12 = 1.
Bit 2 — Timer Compare Match Flag 1 (TSR2): Indicates that a Compare-Match condition
occurred to the Timer Compare Match Register 1 (TCMR1). When the value set in the TCMR1
matches to Cycle Time Register (TCMR1 = CYCTR), this bit is set if TTCR0 bit11 = 1. Please
note that this bit is read-only and is cleared when IRR15 (Timer Compare Match Interrupt 1) is
cleared.
Bit2: TSR2 Description
0 Timer Compare Match has not occurred to the TCMR1 (Initial value)
[Clearing condition] Writing '1' to IRR15 (Timer Compare Match Interrupt 1)
1 Timer Compare Match has occurred to the TCMR1
[Setting condition]
TCMR1 matches to Cycle Time (TCMR1 = CYCTR), if TTCR0 bit11 = 1.
Bit 1 — Timer Compare Match Flag 0 (TSR1): Indicates that a Compare-Match condition
occurred to the Compare Match Register 0 (TCMR0). When the value set in the TCMR0 matches
to the Timer value (TCMR0 = TCNTR), this bit is set if TTCR0 bit10 = 1. Please note that this bit
is read-only and is cleared when IRR14 (Timer Compare Match Interrupt 0) is cleared.
Bit1: TSR1 Description
0 Compare Match has not occurred to the TCMR0 (Initial value)
[Clearing condition] Writing '1' to IRR14 (Timer Compare Match Interrupt 0)
1 Compare Match has occurred to the TCMR0
[Setting condition] TCMR0 matches to the Timer value (TCMR0 = TCNTR)