Renesas R5S72624 Doll User Manual


  Open as PDF
of 2152
 
Section 15 Serial Communication Interface with FIFO
R01UH0134EJ0400 Rev. 4.00 Page 755 of 2108
Sep 24, 2014
SH7262 Group, SH7264 Group
In serial transmission, this module operates as described below.
1. When data is written into the transmit FIFO data register (SCFTDR), the data is transferred
from SCFTDR to the transmit shift register (SCTSR). Confirm that the TDFE flag in the serial
status register (SCFSR) is set to 1 before writing transmit data to SCFTDR. The number of
data bytes that can be written is (16 – transmit trigger setting).
2. When data is transferred from SCFTDR to SCTSR and transmission is started, consecutive
transmit operations are performed until there is no transmit data left in SCFTDR. When the
number of transmit data bytes in SCFTDR falls below the transmit trigger number set in the
FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in the serial control register
(SCSR) is set to 1 at this time, a transmit-FIFO-data-empty interrupt (TXI) request is
generated.
The serial transmit data is sent from the TxD pin in the following order.
A. Start bit: One-bit 0 is output.
B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is
not output can also be selected.)
D. Stop bit(s): One or two 1 bits (stop bits) are output.
E. Mark state: 1 is output continuously until the start bit that starts the next transmission is
sent.
3. The SCFTDR transmit data is checked at the timing for sending the stop bit. If data is present,
the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and then serial
transmission of the next frame is started.