432
Memory
1-8
iAPX
432
Interface
Processor
Architecture
Reference Manual
432
System
"tt
H
o
(1
en
UI
UI
o
H
I
3:
(1)
:I
o
H
'<
H
::s
rt
en
H
(1
o
::s
::s
(1)
n
rt
--------.~
~~~---------
Peripheral
Subsystem
"tt
co
t1
Optional
DMA
ontrolle
~.
~----
.....
---.
:J"
(1)
t1
I»
I-'
~
~Attached
~
~Iprocessor
rt'
(1)
EJ
'-------01
to
I-----~--'
;
.....
-
.........
-...~-
PS
Memory
-,
J
Logical
I/O
Processor
:)
Figure 1-4
Peripheral
Subsystem
Interface
Hardware